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REKABENTUK DAN SIMULASI PEMBANDING KUASA RENDAH 
MENGGUNAKAN TEKNIK-TEKNIK DTTS DAN MTSCSTACK  
 
 
ABSTRAK 
 
Permintaan untuk pembanding berkuasa rendah dan berkelajuan tinggi dalam penukar 
analog ke digital (ADC) sedang berkembang dengan pesat. Pembanding adalah blok 
yang penting dalam ADC. Penggunaan kuasa yang rendah telah menjadi perhatian 
utama teknologi terkini bagi  alat-alat elektronik yang beroperasi pada kelajuan tinggi 
dengan pelbagai fungsi. Oleh yang demikian, keperluan semakin meningkat untuk 
peranti elektronik berkuasa rendah tanpa menjejaskan prestasinya. Dalam kajian ini, 
pembanding konvensional, pembanding  dengan VDD rendah, pembanding dengan 
MTSCStack (Multi Threshold Super Cut of Stack) dan pembanding dengan DTTS (Dual 
Threshold Transistor Stacking) telah direka dan disimulasi dengan mengunakan 
teknologi 0.13 μm proses CMOS. Berdasarkan kajian ini, pembanding berkuasa rendah 
telah dicadangkan menggunakan gabungan teknik-teknik  MTSCStack dan DTTS. 
Teknik MTSCStack mengurangkan kuasa kebocoran dalam  mod aktif dan  
mengekalkan keadaan logik pada mod senyap. Manakala teknik DTSS bagi 
mengurangkan arus bocor tanpa memberi kesan kepada kelajuan. Di samping itu, jumlah 
penggunaan kuasa terutamanya kuasa dinamik telah dikurangkan pada jumlah yang 
besar melalui pengurangan VDD. Berdasarkan keputusan pasca susun atur, kuasa statik 
dan dinamik pembanding yang dicadangkan ialah  797 pW dan 17.55 µW.  
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DESIGN AND SIMULATION OF LOW POWER COMPARATOR USING DTTS 
AND MTSCSTACK TECHNQUES 
ABSTRACT 
The demand for high speed and low power comparator in Analog to Digital converter 
(ADC) is growing rapidly. Comparator is an important building block in ADC. Power 
consumption tends to be a major concern in today’s technology especially the electronic 
devices that are operating at high speed with multi functionality. Thus, the need is 
increasing for low power electronic devices without compromising its performance. In 
this study, conventional comparator, comparator with reduced VDD, comparator with 
MTSCStack (Multi Threshold Super Cut of Stack) and comparator with DTTS (Dual 
Threshold Transistor Stacking) have been designed and simulated in 0.13 µm CMOS 
process technology. Then, based on the study a low power comparator is proposed with 
MTSCStack and DTTS techniques. MTSCStack is proposed in order to decrease the 
leakage power in active mode and retaining the logic state of the comparator during the 
idle state. In other hand, DTSS is proposed to decrease the leakage current with less 
impact on the delay. In addition, the total power consumption especially dynamic power 
has been reduced by large amount by decreasing the VDD of the comparator. The static 
power and dynamic power of the post-layout proposed comparator is 797 pW and 17.55 
µW respectively.  
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CHAPTER 1 
INTRODUCTION 
 
 
This chapter presents the background of this study as well as the problem statement. 
Furthermore, this chapter also presents the contribution and the overview of this thesis. 
The objective and the wide scope of this study are included in this chapter. 
 
1.3 Background  
 
Today, there are various portable electronic devices such as smart phone, tablet and 
laptop are very demanding in today’s market. This is because the size is small and easily 
carried from one place to another. In addition, the portable electronic devices are also 
been developed in medical field. Examples of portable healthcare electronic devices are 
Physical Therapy Devices, Diagnostic Imaging Equipment, Respiration Monitors and 
other medical electronic devices shown rapid development in current healthcare 
industry. The sizes of the portable devices are shrinking but the performance of the 
battery is still disappointing for today consumer. This is because the devices are 
consuming high power which caused the battery life to be short. The performance of 
battery heavily influenced the characteristic and reliability of the portable electronic 
devices. 
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The main component of the portable electronic devices is integrated circuit or known as 
IC that act as the heart of the devices. IC consist of million to billion transistors. As 
stated by Moore’s Law the number of transistor on IC is doubled every two year or 
approximately eighteen months. 
 
The Figure 1.1 shows the increasing transistor count exponentially every 18 months or 
approximately every two years. 
 
 
Figure 1.1: Microprocessor transistor count (Wikipedia, 2011) 
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As more transistors are embedded in a single chip, the power consumption tends to be 
increasing rapidly. Two types power that contribute to the power consumption of the 
integrated circuit are the dynamic and static power. Dissipation of power during active 
state due to switching activity of input signal is known as dynamic power (Jingwei Lu et 
al., 2012). The dynamic power is consumed when switched from one state to another 
state. In other words, static power is the power consumption where power dissipated by 
a gate when it is inactive or standby (Neelam et al., 2013). Current that flow during the 
inactive state is known as leakage.  
The overall power consumption of the integrated circuit is summarized in Figure 1.2. 
 
Figure 1.2: Overall Power consumption Flow Chart 
 
 
4 
 
The dynamic power consumption has been the main power consumption in integrated 
circuit design. However, in today advanced technology, the static power consumption 
tend to be an important factor for the total power consumption. As the matter of fact, in 
International Technology Roadmap for Semiconductor (ITRS) predicted that the static 
power will control the power consumption below the 65 nm CMOS technology (ITRS, 
2005). 
 
In order to reduce the total power consumption, the techniques should be applied at all 
abstraction levels which are process technology, system, algorithm, architecture as well 
as logic and device. The techniques are discussed as follows for all abstraction level as 
follows: 
 
I. Process technology 
 
 Supply voltage and threshold voltage has reduced due to technology process being 
scaled down. One of most effective way of decreasing the power consumption is by 
reducing the power supply of integrated circuit. However, this technique may increases 
the delay in circuit. Gate gating is one of the power reduction techniques at gate level. 
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II. Logic and circuit level 
 
Power consumption at logic and circuit level can be reduced by minimizing the 
transistor count. Moreover, power consumption can be reduced by decreasing the 
switching activity of the transistor by using logic optimization technique. Low power 
supply voltage, multi threshold voltage (VTH) and low threshold voltage (VTH) can apply 
to reduce the power consumption. 
 
III. Architecture level 
 
Parallelism and pipelining or the combination of both technique can be used to reduced 
the overall power consumption at this level. The most effective power management 
techniques that can be used to reduce the power consumption are by shutting down 
block that are not used. 
 
IV. Algorithmic Level 
 
The number of operations can be optimized to reduce the power consumption at this 
level. Hardware’s are decreased by optimizing the number of operation and a good 
coding can reduce the switching activity which delivers better power consumption. 
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V. System Level 
 
Integrating analog peripheral and off-chip memories at the system level can reduced the 
power consumption. Low frequency clock or phase locked loop for higher frequency for 
internal clock can decreases the power consumption. 
 
To reduce the static and dynamic power consumption, there are many techniques have 
been developed at logic and circuit level. The most famous techniques that have been 
applied to reduced power consumption are clock gating and multi threshold voltage. 
Clock gating is a method to minimize the switching activity as much as possible where 
the clock is disabling from the device during idle state. Clock gating techniques are 
mainly to reduce the dynamic power of the circuit (Kirti and Surendra Waghmare, 
2011).  
 
 Meanwhile, in multi-threshold voltage technique, the high threshold voltage is used 
instead of low threshold voltage in order to decrease the leakage current. Nowadays, the 
CMOS technology is keeping scaling down but increased in leakage current is noticed as 
the channel length have been become shorter. Thus, more advanced techniques have 
been developed such as power gating and multi- voltage to overcome the static power 
issue. Different voltage levels are used for different block depending on the functionality 
of the areas in multi voltage technique. 
 
In power gating technique, the supply voltage is not supplied to the unused area. Other 
techniques that can reduce the power consumption are sleep and stacked transistor (J.C. 
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Park et al., 2004). On the other hand, super cut-off CMOS technique has been 
introduced as one of the most efficient way of reducing leakage for low power and high 
performance circuit (Hiroshi Kawaguchi et al., 2000) .Furthermore, threshold voltage 
can also reduced by using body biasing technique. Other techniques that contribute to 
low power consumption are sub-threshold, bulk driven MOSFET, floating gate 
MOSFET and level shifter approach that are used to decrease the static power 
consumption (Yaacoub Ibrahim ,2013).  
 
1.2   Problem Statement 
 
In today advanced technology, consumer are expecting long life battery life in all their 
portable electronic devices. This is because power source are not easily available 
everywhere as the portable electronic devices are carried from one place to another.  
Power reduction techniques are mostly applied in the digital circuit instead of analog 
circuit. This is because analog circuit are very complicated and complex. One of the 
rapidly growing building blocks of analogue circuit is flash ADC which tends to be one 
of most developed ADC to be used in high speed and low power design. In flash ADC, 
the number of comparator increased exponentially as the resolution of the ADC is 
increases. Thus, low power and high speed comparator accuracy is important to deliver a 
good ADC performance (Panchal S D et al., 2012).As the CMOS technology is 
shrinking, power consumption has been major concern. Besides that, high power 
consumption leads to high cost of packaging and cooling in order to minimize the heat 
dissipation from the circuit. This is because there have been few power reduction 
techniques on analog circuit has been studied so far.  
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In addition, power consumption also has been a critical issue as the size of transistor is 
scaling down. Thus, this thesis is mainly concentrate on the designing and simulating a 
low power comparator without compromising the speed of the comparator. 
 
1.3 Objective of Research 
 Below are the objectives of this research 
I. To study and investigate the suitable power reduction techniques for comparator 
II. To design and simulate a comparator with chosen low power techniques 
III. To design a comparator that gives the best performance in low power 
 
1.4 Scope of Research 
 
The main focus of this research is on designing low power comparator at circuit level. 
The schematic is designed using Virtuoso Schematic Editor from Cadence and the 
layout is designed using Virtuoso Schematic from Cadence. Silterra 0.13 um CMOS 
technology is used to design the comparator circuit. 
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1.5 Research Contribution 
The following are the contributions of this study 
I. Provide a study of low power reduction methods at circuit level such as 
 MTSCStack, dual threshold transistor stacking (DTTS), body biasing and 
 others.  
II. Proposed design of low power comparator using a combination of MTSCStack 
 and DTTS techniques. 
 
1.6 Thesis Overview 
  
Chapter 2 provides the literature review of power consumption. The benefits and 
disadvantages of each techniques of power reduction are described in this chapter. In 
addition, the various kind of comparator performance are discussed 
 
Chapter 3 describes the methodology used in this study. The schematic and circuit of the 
conventional comparator, comparator with power reduction techniques and the proposed 
comparator are also discussed in this chapter. This chapter also explains the layout of the 
proposed comparator.  
 
Chapter 4 presents the result of this research and included the analysis between 
comparators that have been studied. Pre layout and post layout simulation are included 
and result of different type of comparator are discussed. 
 
